FPGA tagged news

Enterprises should find it easier to tap the benefits of FPGAs now that Dell EMC and Fujitsu are putting Intel Arria 10 GX Programmable Acceleration Cards into off-the-shelf servers for the data center. The Arria 10 GX cards offers the Intel FPGA SDK for OpenCL to help ease programming hurdles. Xilinx has also been building up the software stack for its own FPGA product families, and recently announced what it calls a new category of programmable chip – the Adaptive Compute Acceleration Platform (ACAP). It says that developers can work with ACAPS using standard tools like C/C++, OpenCL, and Python.

Hybrid CPU-FPGA devices are expected to see widespread adoption. Intel is concentrating on the programming environment so the same tools will be used whether the CPUs and FPGAs are discrete or hybrid in the same socket. This is called the Acceleration Stack for Intel, and it is a complete programming environment that is based on OpenCL, the common higher level programming language that is converged to Verilog and VHDL for FPGAs. Learn more about the roadmap Intel has working on.

Xilinx, Inc announced expansion into a wide range of vision guided machine learning applications with the Xilinx reVISION stack. Developers with limited hardware expertise can use a C/C++/OpenCL development flow with industry-standard frameworks and libraries like Caffe and OpenCV to develop embedded vision applications on a single Zynq SoC or MPSoC. For application level development, Xilinx supports industry-standard frameworks including Caffe for machine learning and OpenVX for computer vision.

Amazon recently announced a developer preview of their new F1 instance. Equipped with Intel Broadwell E5 2686 v4 processors (2.3 GHz base speed, 2.7 GHz Turbo mode on all cores, and 3.0 GHz Turbo mode on one core), up to 976 GB of memory, up to 4 TB of NVMe SSD storage, and one to eight FPGAs, the F1 instances provide you with plenty of resources to complement your core, FPGA-based logic. The specs on the Xilinx FPGA are: Xilinx UltraScale+ VU9P fabricated using a 16 nm process; 64 GiB of ECC-protected memory on a 288-bit wide bus (four DDR4 channels); Dedicated PCIe x16 interface to the CPU; Approximately 2.5 million logic elements; Approximately 6,800 Digital Signal Processing (DSP) engines; Virtual JTAG interface for debugging.

Nimbix announced the availability of the Xilinx SDAccel development environment for on-demand development, testing, and deployment of FPGA-accelerated workflows in the Nimbix Cloud, powered by JARVICE. The SDAccel development environment combines the industry's first architecturally optimizing compiler supporting any combination of OpenCL, C, and C++ kernels, along with libraries, development boards and industry standard development and run‐time experience for FPGAs.

Altera Corporation ALTR, -0.44% is demonstrating programmable logic-based security and system acceleration solutions for military grid communications, data centers, satellite communications and radar systems at MILCOM 2015 in Tampa, Florida, from October 26 to 28, 2015. Demonstrations from Altera and its ecosystem partners include the following technologies: A synthetic aperture radar (SAR) back-projection algorithm running on an Altera 20 nm Arria® 10 FPGA, using the Altera OpenCL SDK flow and hardened IEEE 754-compliant DSP blocks for radar back-end processing; Several complete cognitive radio solution demonstrations from front-end tactical handhelds/portables to rack-mount systems, using the RedHawk SDR architecture and hardware acceleration with an OpenCL flow.

Altera Corporation released its Quartus II software v14.1 featuring expanded support for Arria 10 FPGAs and SoCs, the FPGA industry's only devices with hardened floating point DSP blocks and the industry's only 20 nm SoC FPGAs that integrate ARM processors. Altera's latest software release provides immediate support for the hardened floating point DSP blocks integrated in Arria 10 FPGAs and SoCs. Users can choose between three unique DSP design entry flows and achieve up to an industry-leading 1.5 TFLOPS of DSP performance. These design flows include OpenCL for software programmers, DSP Builder for model-based designers and hardware description language (HDL) flows for traditional FPGA designers.

Altera Corporation announced Electronics Weekly magazine selected the Altera SDK for OpenCL as its design tool of the year at the annual Elektra European Electronics Industry Awards gala in London. These accolades represent the latest in a series of awards and recognitions the Altera SDK for OpenCL has received since its release in 2012. Today, Altera offers the industry's only OpenCL-conformant solution that allows software programmers to easily implement OpenCL applications on FPGA accelerators.

Altera has published a new whitepaper written by Acceleware, which compares OpenCL programing on GPUs and Altera FPGAs. The paper provides a brief overview of the OpenCL programming model and then focuses on how OpenCL kernels are executed on Altera FPGAs compared to GPUs. The key differences in optimization techniques for targeting FPGAs is also presented.

An informative 25 minute introduction on how to program Altera FPGAs with OpenCL. Presented by Acceleware, the webinar begins with an overview of the OpenCL programming model and data parallelism, before discussing simple OpenCL syntax, kernels and memory spaces. The second part of the webinar examines how OpenCL is mapped to Altera FPGA architecture and how to compile an OpenCL kernel. The presentation concludes with a summary of OpenCL optimizations techniques.

Altera announced that its SDK for OpenCL is conformant to the OpenCL 1.0 standard and is now included on the Khronos Group list of OpenCL conformant products. Altera is the only company to offer an FPGA-optimized OpenCL solution, allowing software developers to harness the massively parallel architecture of an FPGA for system acceleration. Altera will demonstrate its OpenCL solutions at the 2013 Linley Processor Conference, being held October 16-17 in Santa Clara, Calif.